

## Study of Impact of HfO<sub>2</sub> gate oxide on the Electrical Characteristics of Nanowire Junction less Transistor

Dahiru Ya'u Gital<sup>1</sup>, Moh'd Adamu Sule<sup>2</sup>, Abbas Adamu, Sanusi Mohammed<sup>3</sup>, Kabiru A. Saidu<sup>4</sup>,  
Buba Kari Joda<sup>5</sup>

<sup>1</sup> Department of Mechanical Engineering Tech. ATAP Bauchi, Nigeria

<sup>2</sup> Department of Computer Engineering Tech. Federal Polytechnic Kaltungo, Nigeria

<sup>3</sup> Department of Electrical/Electronics Engineering Tech. Federal Polytechnic N'yak Shendam, Nigeria

<sup>4</sup> Department of Electrical Engineering Tech. ATAP Bauchi, Nigeria

<sup>5,6</sup> Department of Electrical/Electronics Tech. Federal Polytechnic Kaltungo, Nigeria

### ABSTRACT

*This paper proposes hafnium (IV) oxide (HfO<sub>2</sub>) as gate oxide material of the nanowire junctionless transistor (NJT) to replace the conventional silicon dioxide (SiO<sub>2</sub>). Leakage current usually increased due to an increase of tunneling of electrons in SiO<sub>2</sub> transistor when the thickness oxide ( $t_{ox}$ ) of the gate material is below 2nm. The main advantages of HfO<sub>2</sub> is high dielectric constant  $k$  of 20 to 25 which is almost 6 times than that of SiO<sub>2</sub>. Similarly, HfO<sub>2</sub> has an energy band gap of 5.3 to 5.7eV. As a result, low leakage current and short channel effects (SCEs) was experienced. An increased in the gate capacitance of the device leads to improve the performance of the device without affecting the enhanced leakage current. All these was achieved by designing and simulating the device using the SDE tools of Sentaurus TCAD. Electrical characteristics was extracted using the Sdevice tools of the software. The performance was significantly increased to approximately  $10^{10}$  using HfO<sub>2</sub> material.*

**Key Words:** Dielectric constant, Gate oxide, Hafnium dioxide, Junction less Transistor, leakage current.

### 1. INTRODUCTION

As the scaling of conventional planar transistor device reached its limit, leakage current and short channel effects (SCEs) increases. Subthreshold slope (SS) and drain induced barrier lowering (DIBL) are the main examples of SCEs [1]. The restriction enforced on electron drift characteristics in the channel, threshold voltage variation, reduction in performance ratio of the device and increases of leakage current causing the scaling of conventional CMOS transistors of gate length less than 10nm technologies nearly difficult. Reduction of the performance,  $I_{ON}/I_{OFF}$  ratio of the transistors, causes unsteadiness of transistor device and limits subthreshold circuit design. Similarly, when a leakage current increased, the static power consumption also increased [2, 3].

Movement of electrons in the NJT channel is controlled by gate oxide. Electrical characteristics of the gate oxide are critical to the realization of the conductive channel region of the device below the gate [4]. conventional gate oxide material used in NJT is SiO<sub>2</sub> which has been used in many researches. As the scaling of NJT device increases,  $t_{ox}$  steadily reduces in order to increase gate capacitance, hence increases the device performance [5]. Leakage currents drastically increased due to tunnelling of electrons when the  $t_{ox}$  is below 2nm. High leakage current leads to poor reliability and high power consumption of the device [6]. High  $k$  dielectrics such as hafnium oxide (HfO<sub>2</sub>) is a good alternative to replace the conventional SiO<sub>2</sub> thereby increasing the gate capacitance without affecting the leakage [7].

In this research, two NJTs of different gate length and constant nanowire diameter (DNW) of 4nm was designed and simulate using SDE tools of sentaurus TCAD. Two different gate oxides, HfO<sub>2</sub> and SiO<sub>2</sub> gate oxides of  $t_{ox}$  1nm was used in each device. I-V characteristics was extracted using the Sdevice Tools of the sentaurus. Electrical characteristics such as leakage current, drain induced barrier lowering (DIBL), subthreshold slope (SS), On-state current, performance ratio etc. were compared and analyzed.

## 2. RESEARCH OBJECTIVE

The aim of this research is to study the impact of HfO<sub>2</sub> agate oxide on the electrical characteristics of junctionless nanowire transistor of different gate lengths and constant nanowire diameter of 4nm.

The objectives of this study are:

- i. To design and simulate a nanowire junctionless transistors with HfO<sub>2</sub> and SiO<sub>2</sub> gate oxides.
- ii. To extract the electrical characteristics such as DIBL, SS, I<sub>ON</sub>, I<sub>OFF</sub> etc. of the two devices.
- iii. To compare and analyze the electrical characteristics of the two devices in order to get the most optimized device

## 3. PREVIOUS WORK

High k dielectrics materials have good chemical and thermal stability on silicon material [8]. Reduction of the oxide thickness of the NJT gate to 1nm leads to high leakage current in SiO<sub>2</sub> device. HfO<sub>2</sub> have higher dielectric constant (k) is necessary to reduce the leakage current. Tunneling path and the energy gap between the conduction band and fermi level of the junctionless device with HfO<sub>2</sub> are larger in the subthreshold state compared to SiO<sub>2</sub> device in the drain region. High k increases the capacitance of the device with HfO<sub>2</sub> thereby increasing the charge holding capacity due to large capacitance of the device [9].

Different Junctionless nanowire transistors were implemented using HfO<sub>2</sub> and SiO<sub>2</sub> gate dielectrics with tox of 8 nm and 13 nm respectively. The complex impedance plane using z-view software was found to be  $2.15 \times 10^7 \Omega$  for HfO<sub>2</sub> and  $3.6 \times 10^5$  for SiO<sub>2</sub> thin films. Higher electric resistance of HfO<sub>2</sub> thin films and its smaller crystallite size caused very low leakage current than SiO<sub>2</sub> gate dielectrics. HfO<sub>2</sub> shows to be a worthy dielectric in terms of Of-state current and gives suitable switching of the device. Consequently, improving the device I<sub>ON</sub>/I<sub>OFF</sub> ratio [10].

Two junctionless double gate MOSFET devices with SiO<sub>2</sub> and HfO<sub>2</sub> gate oxide of 22nm technology were compared and analysed. The result shows that HfO<sub>2</sub> gate oxide device have better I<sub>ON</sub>/I<sub>OFF</sub> ratio, improved DIBL and SS parameters due to the fact that Junctionless double gate MOSFET has electrostatic far better than the conventional single gate device. Secondly, due to the absent of stringent requirement of high concentration gradient makes the scaling of gate oxide layers possible to around 1nm. High leakage current was observed in the device with SiO<sub>2</sub> gate oxide for gate thickness oxide of 1nm. Due to the high dielectric constant (k) of HfO<sub>2</sub> a highly improved leakage current was observed [11].

High k gate stack gate-all-around silicon NJT was used for neutral biomolecule species detection and also to boost the performance of the transistor. High metal gate work function and induced gate stack. The result shows significant improved in DIBL, leakage current, SS, trans-conductance and threshold voltage when they were all examined for the study of the biosensor response. HfO<sub>2</sub> was recognized a better metal oxide semiconductor transistor gate oxide to diminish the gate tunneling current and short channel effects due to its thermal stability and chemical compatibility [12].

Nanoscale junctionless FinFET of different channel cross section shapes and defined thickness of back and gate oxide layers was designed and simulate. Thermal conductivity of the oxide materials and the surface contact area between the channel and the oxide layers are the main factors that define the temperature at the center of the channel. Transistor having SiO<sub>2</sub> as the back oxide layer and HfO<sub>2</sub> as the gate oxide layer, the temperature in the channel center is mainly defined by the width of the channel base in contact with the back oxide layer [13]. Gate control was increased in double hetero gate oxide device with high k dielectric such as HfO<sub>2</sub> on the top oxide. Due to the compatibility of lattice constant of SiO<sub>2</sub> and silicon, low-k dielectric can be used over silicon body. The leakage current was significantly decreased when the permittivity coefficient as well as the t<sub>ox</sub> of the transistor decreased [14].

## 4. RESEARCH METHODOLOGY

In this work, cylindrical NJT of gate lengths of 10nm, 20nm and 50nm were designed and simulated. SiO<sub>2</sub> and HfO<sub>2</sub> were used as gate oxides. D<sub>NW</sub> was constant, 4nm for all the devices. Doping concentration of  $1.0 \times 10^{-19} \text{cm}^{-3}$  was used throughout the research. Thickness oxide of the two gate oxides is the same, 1nm. Gate and drain voltage of 1V as well as metal gate work function ( $\phi_m$ ) of 4.8 eV were used in this work. Design and simulation of the devices was done using the SDE tools of Technology Computer-Aided Design (TCAD) software, Sentaurus. Sdevice tools of the software was used to extract the electrical characteristics such leakage current, I<sub>ON</sub> current, DIBL, threshold voltage, subthreshold swing and On-State to Off-state current ratio.

Philips unified mobility model and Lombardi mobility model were considered as field- and doping-dependent mobility degradation. For Dominant generation and recombination process in silicon and other indirect energy band gap materials,

Shockley–Read–Hall was used. Also, the SRH dominate in direct band gap materials under conditions of very low carrier densities or very low level injection. Auger recombination model and Fermi–Dirac statistics were also used as design model.

Electrical parameters of nanowire junctionless transistor with HfO<sub>2</sub> gate oxide was compared with that of SiO<sub>2</sub> gate oxide device to determine the best optimized device.

### 5. RESULTS AND DISCUSSION

Scaling of NJT is necessary so as to have large number of transistors in a microprocessor. This could lead to improve the speed of the device. As the tox reduced to 1nm, the IOFF increases in SiO<sub>2</sub> device. Figure 1 shows that the leakage current of 3.3 x 10<sup>-13</sup>A was experienced in SiO<sub>2</sub> device with gate length of 10nm and D<sub>NW</sub> of 4nm. The leakage current was significantly reduced to 7.12 x 10<sup>-16</sup>A in HfO<sub>2</sub> device having the same gate length and nanowire diameter due to its high dielectric constant and high gate capacitance. Similarly, as the gate length of the device increased, the leakage current decreased in all the transistors. For the 50nm gate length, the leakage current was 2.13 x 10<sup>-17</sup>A and 3.25 x 10<sup>-16</sup>A for HfO<sub>2</sub> and SiO<sub>2</sub> device respectively.




Figure 1 I-V characteristics of a Junctionless Nanowire FET

Junctionless transistor was introduced to eliminate the difficulties in scaling of transistor paramters, complex thermal budget as well as to reduce the SCEs such as DIBL and SS. It was found that the DIBL for HfO<sub>2</sub> device was considerably improved for gate length of 10nm to 14.74mV/V compared to SiO<sub>2</sub> device which have 49.16mV/V using the same gate length as shown in figure 2.




Figure 2 DIBL of different gate lengths of NJT

Similarly, the Subthreshold slope, SS of HfO<sub>2</sub> device with gate length 20nm was successfully reduced to 56.34mV/dec compared to 60.85mV/dec for SiO<sub>2</sub> device having the same gate length of 20nm as shown in figure 3.




Figure 3 Subthreshold Swing of the two devices

Due to the high N<sub>D</sub> of 1 x 10<sup>19</sup>cm<sup>-3</sup> and small D<sub>NW</sub> of the cylindrical nanowire, the On-state current (I<sub>ON</sub>) of the device increased. Figure 4 shows the I<sub>ON</sub> of transistor with HfO<sub>2</sub> gate oxide was 6.65 x 10<sup>-6</sup>A while I<sub>ON</sub> for SiO<sub>2</sub> device was 6.48 x 10<sup>-6</sup>A for gate length of 10nm and nanowire diameter of 4nm. It was observed that as the gate length of all the two devices increased, the on-state current decreases. However, when the gate length was increased to 50nm, the I<sub>ON</sub> was 5.996 x 10<sup>-6</sup>A and 5.220 x 10<sup>-6</sup>A for HfO<sub>2</sub> device and SiO<sub>2</sub> device respectively.




Figure 4 I<sub>ON</sub> of the two devices with constant D<sub>NW</sub> of 4nm and different L<sub>G</sub>

The surface electrostatic potential in the channel region near source region is marginally increased when HfO<sub>2</sub> was used as gate oxide in the NJT. Therefore, the performance of the transistor was improved due to a large movement of carriers from source to channel of the device. In figure 5, I<sub>ON</sub>/I<sub>OFF</sub> current ratio of 9.34 x 10<sup>9</sup>A was experienced in transistor with HfO<sub>2</sub> which is far better than that of SiO<sub>2</sub> device of 1.96 x 10<sup>7</sup>A for gate length of 10nm and nanowire diameter of 4nm in all the two devices. This shows than the performance of junctionless transistor was highly improved when HfO<sub>2</sub> was used as gate oxide material.




Figure 5  $I_{ON}/I_{OFF}$  ratio of SiO<sub>2</sub> and HfO<sub>2</sub> FETs

Similarly, the performance continuous to increased when the gate length was increased to 50nm to  $2.82 \times 10^{11}$  A and  $1.61 \times 10^{10}$  A for HfO<sub>2</sub> device and SiO<sub>2</sub> device respectively.

## 6. CONCLUSION

Significant improvement of SCEs such as DIBL and subthreshold swing was observed in the NJT designed with HfO<sub>2</sub> gate oxide than device with SiO<sub>2</sub> gate oxide. The leakage and  $I_{ON}$  current in HfO<sub>2</sub> device were significantly improved due to the high dielectric constant and high gate capacitance. High doping concentration and small  $D_{NW}$  triggered the On-state current to increased due to full depletion of the heavily doped channel. Therefore, faster switching speed of the HfO<sub>2</sub> device was observed more than SiO<sub>2</sub> device as a result of highly improved On-state to Off-state current ration in the device.

## REFERENCES

- [1] N. Jaiswal and A. Kranti, "Modeling short-channel effects in core-shell junctionless MOSFET," *IEEE Transactions on Electron Devices*, vol. 66, no. 1, pp. 292-299, 2018.
- [2] M. A. Sule *et al.*, "Impact of Device Parameter Variation on the Electrical Characteristic of N-type Junctionless Nanowire Transistor with High-k Dielectrics," *Indonesian Journal of Electrical Engineering and Informatics (IJEI)*, vol. 8, no. 2, pp. 400-408, 2020.
- [3] B.-H. Lee *et al.*, "A vertically integrated junctionless nanowire transistor," *Nano letters*, vol. 16, no. 3, pp. 1840-1847, 2016.
- [4] M. A. Riyadi, I. D. Sukawati, T. Prakoso, and D. Darjat, "Influence of Gate Material and Process on Junctionless FET Subthreshold Performance," *International Journal of Electrical and Computer Engineering*, vol. 6, no. 2, p. 895, 2016.
- [5] A. Baidya, T. Lenka, and S. Baishya, "Performance analysis and improvement of nanoscale double gate junctionless transistor based inverter using high-k gate dielectrics," in *TENCON 2015-2015 IEEE Region 10 Conference*, 2015, pp. 1-4: IEEE.
- [6] N. E. Alias *et al.*, "Electrical characterization of n-type cylindrical gate all around nanowire junctionless transistor with SiO<sub>2</sub> and high-k dielectrics," in *2020 IEEE International Conference on Semiconductor Electronics (ICSE)*, 2020, pp. 13-16: IEEE.
- [7] S. Sahay and M. J. Kumar, "Insight into lateral band-to-band-tunneling in nanowire junctionless FETs," *IEEE Transactions on Electron Devices*, vol. 63, no. 10, pp. 4138-4142, 2016.
- [8] B. H. Lee *et al.*, "Ultrathin hafnium oxide with low leakage and excellent reliability for alternative gate dielectric application," in *International Electron Devices Meeting 1999. Technical Digest (Cat. No. 99CH36318)*, 1999, pp. 133-136: IEEE.

- [9] J. C. Pravin, D. Nirmal, P. Prajoun, N. M. Kumar, and J. Ajayan, "Investigation of 6T SRAM memory circuit using high-k dielectrics based nano scale junctionless transistor," *Superlattices and Microstructures*, vol. 104, pp. 470-476, 2017.
- [10] J. C. Pravin, P. Prajoun, F. P. Nesamania, G. Sriakesh, P. Senthil Kumar, and D. Nirmal, "Nanoscale high-k dielectrics for junctionless nanowire transistor for drain current analysis," *Journal of Electronic Materials*, vol. 47, no. 5, pp. 2679-2686, 2018.
- [11] G. Dhiman, R. Pourush, and P. Ghosh, "Performance analysis of high- $\kappa$  material gate stack based nanoscale junction less double gate MOSFET," *Materials Focus*, vol. 7, no. 2, pp. 259-267, 2018.
- [12] M. G. Yirak and R. Chaujar, "TCAD analysis and modelling of gate-stack gate all around junctionless silicon NWFET based bio-sensor for biomedical application," in *2020 IEEE VLSI DEVICE CIRCUIT AND SYSTEM (VLSI DCS)*, 2020, pp. 60-65: IEEE.
- [13] A. E. Atamuratov, B. O. Jabbarova, M. M. Khalilloev, A. Yusupov, K. Sivasankaran, and J. C. Chedjou, "Impact of the channel shape, back oxide and gate oxide layers on self-heating in nanoscale JL FINFET," *Наносистемы: физика, химия, математика*, vol. 13, no. 2, pp. 148-155, 2022.
- [14] N. B. Bousari, M. K. Anvarifard, and S. Haji-Nasiri, "Improving the electrical characteristics of nanoscale triple-gate junctionless FinFET using gate oxide engineering," *AEU-International Journal of Electronics and Communications*, vol. 108, pp. 226-234, 2019.