[1]
Jatinder Thakur1 and Nishant2, “The Design and Implementation of 32-Bit Arithmetic Divider and Multiplier using Single Stage Design”, IJASRE, vol. 3, no. 5, pp. 192–199, Jun. 2017.